# N-Channel Power MOSFET 60 V, 20 A, 39 m $\Omega$

# **Features**

- Low R<sub>DS(on)</sub>
- High Current Capability
- 100% Avalanche Tested
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

# MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V <sub>DSS</sub>	60	V
Gate-to-Source Voltag	e – Contir	nuous	$V_{GS}$	±20	٧
Gate-to-Source Voltage - Non-Repetitive (t <sub>p</sub> < 10 μs)			$V_{GS}$	±30	٧
Continuous Drain	in $T_C = 25^{\circ}C$ $I_D$		I <sub>D</sub>	20	Α
Current (R <sub>θJC</sub> )	Steady	T <sub>C</sub> = 100°C		13	
Power Dissipation ( $R_{\theta JC}$ )	State	T <sub>C</sub> = 25°C	$P_{D}$	36	W
Pulsed Drain Current	Pulsed Drain Current $t_p = 10 \mu s$			76	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	°C
Source Current (Body Diode)			I <sub>S</sub>	20	Α
Single Pulse Drain-to-Source Avalanche Energy ( $V_{DD}$ = 50 V, $V_{GS}$ = 10 V, $R_{G}$ = 25 $\Omega$ , $I_{L(pk)}$ = 19 A, L = 0.1 mH, $T_{J}$ = 25°C)			E <sub>AS</sub>	18	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			T <sub>L</sub>	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

## THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{\theta JC}$	3.5	°C/W
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	45	


<sup>1.</sup> Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces.



# ON Semiconductor®

http://onsemi.com

V <sub>(BR)DSS</sub>	(BR)DSS R <sub>DS(on)</sub> MAX			
60 V	39 mΩ @ 10 V	20 A		
	50 mΩ @ 4.5 V	18 A		







DPAK
CASE 369AA
(Surface Mount)
STYLE 2



IPAK
CASE 369D
(Straight Lead)
STYLE 2

# MARKING DIAGRAMS & PIN ASSIGNMENT





Y = Year

WW = Work Week

5867NL = Device Code

G = Pb-Free Package

# **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•					•	
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V, } I_D = 250 \mu\text{A}$		60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				60		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	Voc = 0 V	T <sub>J</sub> = 25°C			1.0	μΑ
		$V_{GS} = 0 V$ , $V_{DS} = 60 V$	T <sub>J</sub> = 125°C			100	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V				±100	nA
ON CHARACTERISTICS (Note 2)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D =$	= 250 μΑ	1.5	1.8	2.5	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				5.2		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	$V_{GS}$ = 10 V, $I_D$	= 10 A		26	39	mΩ
		V <sub>GS</sub> = 4.5 V, I <sub>E</sub>	<sub>)</sub> = 10 A		33	50	1
Forward Transconductance	9FS	V <sub>DS</sub> = 15 V, I <sub>D</sub>	= 10 A		8.0		S
CHARGES, CAPACITANCES AND GATE RE	SISTANCES						
Input Capacitance	C <sub>iss</sub>				675		pF
Output Capacitance	C <sub>oss</sub>	$V_{GS} = 0 \text{ V, f} = 1$ $V_{DS} = 25$	I.0 MHz, V		68		1
Reverse Transfer Capacitance	C <sub>rss</sub>	v <sub>DS</sub> = 25 v			47		1
Total Gate Charge	Q <sub>G(TOT)</sub>				15		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 48 V, I <sub>D</sub> = 20 A			1.0		1
Gate-to-Source Charge	Q <sub>GS</sub>				2.2		
Gate-to-Drain Charge	$Q_{GD}$				4.3		
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = 48 \text{ V},$ $I_D = 20 \text{ A}$			7.6		nC
Gate Resistance	$R_{G}$				1.3		Ω
SWITCHING CHARACTERISTICS (Note 3)						•	
Turn-On Delay Time	t <sub>d(on)</sub>				6.5		ns
Rise Time	t <sub>r</sub>	$V_{GS}$ = 10 V, $V_{D}$	n = 48 V.		12.6		1
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D = 20 \text{ A}, R_G$	= 2.5 Ω		18.2		
Fall Time	t <sub>f</sub>				2.4		
DRAIN-SOURCE DIODE CHARACTERISTIC	S					•	
Forward Diode Voltage	$V_{SD}$	$V_{GS} = 0 V,$	$T_J = 25^{\circ}C$		0.87	1.2	V
		$I_{S} = 10 \text{ A}$ $T_{J} = 100^{\circ}\text{C}$			0.78		1
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS}$ = 0 V, dls/dt = 100 A/ $\mu$ s, $I_{S}$ = 20 A			17		ns
Charge Time	ta				13		1
Discharge Time	tb				4.0		1
Reverse Recovery Charge	Q <sub>RR</sub>				12		nC


# **ORDERING INFORMATION**

Order Number	Package	Shipping <sup>†</sup>
NTD5867NL-1G	IPAK (Straight Lead) (Pb-Free)	75 Units / Rail
NTD5867NLT4G	DPAK (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.


# **TYPICAL PERFORMANCE CURVES**



40  $V_{DS} \ge 10 \text{ V}$ 35 **DRAIN CURRENT (AMPS)** 30 25 20 15  $T_J = 125^{\circ}C$ 10  $T_J = 25^{\circ}C$ Õ  $T_J = -55^{\circ}C$ 0<u>L</u> 3 5 V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Drain Voltage

# **TYPICAL PERFORMANCE CURVES**




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source Voltage vs.
Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature

# **TYPICAL PERFORMANCE CURVES**





Figure 13. Thermal Response

# PACKAGE DIMENSIONS

# **DPAK (SINGLE GUAGE)**

CASE 369AA **ISSUE B** 



- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

  2. CONTROLLING DIMENSION: INCHES.


  3. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS b3, L3 and Z.

  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.

  5. DIMENSIONS D AND F ARE DETERMINED AT THE
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
   DATUMS A AND B ARE DETERMINED AT DATUM
- PLANE H.

	INC	HES	MILLIMETERS			
DIM	MIN MAX		MIN	MAX		
Α	0.086	0.094	2.18	2.38		
A1	0.000	0.005	0.00	0.13		
b	0.025	0.035	0.63	0.89		
b2	0.030	0.045	0.76	1.14		
b3	0.180	0.215	4.57	5.46		
С	0.018	0.024	0.46	0.61		
c2	0.018	0.024	0.46	0.61		
D	0.235	0.245	5.97	6.22		
Е	0.250	0.265	6.35	6.73		
е	0.090	BSC	2.29 BSC			
Н	0.370	0.410	9.40	10.41		
L	0.055	0.070	1.40	1.78		
L1	0.108	REF	2.74 REF			
L2	0.020	BSC	0.51	0.51 BSC		
L3	0.035	0.050	0.89	1.27		
L4		0.040		1.01		
Z	0.155		3.93			
STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN						

# **SOLDERING FOOTPRINT\***




 $\left(\frac{\text{mm}}{\text{inches}}\right)$ SCALE 3:1


<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### PACKAGE DIMENSIONS

# **IPAK (STRAIGHT LEAD DPAK)**

CASE 369D **ISSUE C** 





- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.

	INCHES		MILLIM	ETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.235	0.245	5.97	6.35	
В	0.250	0.265	6.35	6.73	
С	0.086	0.094	2.19	2.38	
D	0.027	0.035	0.69	0.88	
Е	0.018	0.023	0.46	0.58	
F	0.037	0.045	0.94	1.14	
G	0.090 BSC		2.29 BSC		
Н	0.034	0.040	0.87	1.01	
J	0.018	0.023	0.46	0.58	
K	0.350	0.380	8.89	9.65	
R	0.180	0.215	4.45	5.45	
S	0.025	0.040	0.63	1.01	
V	0.035	0.050	0.89	1.27	
Z	0.155		3.93		

STYLE 2:

GATE

- 2. DRAIN
- 3. SOURCE
- DRAIN

ON Semiconductor and (III) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any licenses under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all Claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

N. American Technical Support: 800-282-9855 Toll Free

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative